

**Faculty of Engineering & Technology**

**Electrical & Computer Engineering Department**

**COMPUTER ARCHITECTURE - ENCS4370**

**Project # 2: RISC processor**

**Prepared by:**

Jehad Hamayel 1200348

Musab Masalmah 1200078

**Instructors:** Dr.Aziz Qaroush & Dr. Ayman Hroub

**Sections:** 1 + 3

**Date:** 1/7/2023

**Place:** Masri 302&404

**Table of Contents**

[**Table of Figures** 3](#_Toc139914698)

[**Table of Tables** 5](#_Toc139914699)

[**Design Description:** 6](#_Toc139914700)

[**Data Path:** 6](#_Toc139914701)

[**1.** **Program Counter (PC):** 6](#_Toc139914702)

[**2.** **Instruction Memory:** 6](#_Toc139914703)

[**3.** **Register File:** 6](#_Toc139914704)

[**4.** **Stack Pointer (SP):** 6](#_Toc139914705)

[**5.** **Control Stack:** 6](#_Toc139914706)

[**6.** **ALU (Arithmetic Logic Unit):** 7](#_Toc139914707)

[**7.** **Data Memory** 7](#_Toc139914708)

[**8.** **Some Multiplexers:** 7](#_Toc139914709)

[**Control Units:** 9](#_Toc139914710)

[**1.** **The Main Control Unit:** 9](#_Toc139914711)

[**2.** **The PC Control Unit:** 9](#_Toc139914712)

[**3.** **The ALU Control Unit:** 9](#_Toc139914713)

[**How data path works:** 10](#_Toc139914714)

[**Boolean Expretion:** 11](#_Toc139914715)

[**Implementation Details and Design Choices:** 12](#_Toc139914716)

[**1.** **Instruction Size:** 12](#_Toc139914717)

[**2.** **Register File:** 12](#_Toc139914718)

[**3.** **Program Counter (PC):** 12](#_Toc139914719)

[**4.** **Control Stack:** 12](#_Toc139914720)

[**5.** **ALU and Zero, Carry, Negative Signals** 12](#_Toc139914721)

[**6.** **Separate Data and Instruction Memories:** 12](#_Toc139914722)

[**7.** **Five-Stage:** 12](#_Toc139914723)

[**8.** **Multi-Cycle Processor:** 12](#_Toc139914724)

[**Notable Features:** 13](#_Toc139914725)

[**1.** **Stack Support:** 13](#_Toc139914726)

[**2.** **Instruction Types:** 13](#_Toc139914727)

[**3.** **ALU Zero Signal:** 13](#_Toc139914728)

[**4.** **Negative Signal:** 13](#_Toc139914729)

[**5.** **Carry Signal:** 13](#_Toc139914730)

[**Multi-cycle CPU Finite State Machine (FSM) - State Transition Diagram:** 14](#_Toc139914731)

[**Correctness of the individual components** 15](#_Toc139914732)

[**1.** **Program Counter (PC):** 16](#_Toc139914733)

[**2.** **Instruction Memory:** 17](#_Toc139914734)

[**3.** **Registers File:** 18](#_Toc139914735)

[**4.** **ALU:** 19](#_Toc139914736)

[**5.** **Data Memory:** 21](#_Toc139914737)

[**6.** **Extenders:** 22](#_Toc139914738)

[**7.** **Control Stack:** 23](#_Toc139914739)

[**Simulation and Testing** 25](#_Toc139914740)

[**Test Bench:** 26](#_Toc139914741)

# **Table of Figures**

[Figure 1: Data Path Of Multi-cycle RISC processor 8](#_Toc139914742)

[Figure 2:Finite State Machine(FSM) 14](#_Toc139914743)

[Figure 3:Program Counter (PC) Block 16](#_Toc139914744)

[Figure 4:Program Counter (PC) Code 16](#_Toc139914745)

[Figure 5:Program Counter (PC) Output 16](#_Toc139914746)

[Figure 6:Instruction Memory Block 17](#_Toc139914747)

[Figure 7:Instruction Memory Code 17](#_Toc139914748)

[Figure 8:Instruction Memory Output 17](#_Toc139914749)

[Figure 9:Registers File Block 18](#_Toc139914750)

[Figure 10:Registers File Code 18](#_Toc139914751)

[Figure 11:Registers File Output for read 18](#_Toc139914752)

[Figure 12:Registers File Storing for write 18](#_Toc139914753)

[Figure 13:ALU Block 19](#_Toc139914754)

[Figure 14:ALU output 19](#_Toc139914755)

[Figure 15::ALU Code 20](#_Toc139914756)

[Figure 16:Data Memory Block 21](#_Toc139914757)

[Figure 17:Data Memory Code 21](#_Toc139914758)

[Figure 18:Data Memory Output 21](#_Toc139914759)

[Figure 19:Extenders Blocks 22](#_Toc139914760)

[Figure 20:Extenders Blocks Code 22](#_Toc139914761)

[Figure 21:Control Stack Block 23](#_Toc139914762)

[Figure 22:Stack Code 23](#_Toc139914763)

[Figure 23:push to the stack 24](#_Toc139914764)

[Figure 24:pop for the stack 24](#_Toc139914765)

[Figure 25:Test Bench 26](#_Toc139914766)

[Figure 26:LW instruction 26](#_Toc139914767)

[Figure 27: wave form of load instruction 27](#_Toc139914768)

[Figure 28:JAL instruction and the begin of the program 27](#_Toc139914769)

[Figure 29:wave form for begin program 28](#_Toc139914770)

[Figure 30:End of program 28](#_Toc139914771)

[Figure 31:wave form for end of the program 29](#_Toc139914772)

[Figure 32:Data that we store 29](#_Toc139914773)

[Figure 33:SW result 29](#_Toc139914774)

[Figure 34:AND result 31](#_Toc139914775)

[Figure 35:AND waveform result 31](#_Toc139914776)

[Figure 36:SUB result 32](#_Toc139914777)

[Figure 37:SUB waveform result 32](#_Toc139914778)

[Figure 38:CMP result 33](#_Toc139914779)

[Figure 39:CMP waveform result 33](#_Toc139914780)

[Figure 40:ANDI result 34](#_Toc139914781)

[Figure 41:ANDI waveform result 34](#_Toc139914782)

[Figure 42:SLL result 35](#_Toc139914783)

[Figure 43:SLR result 35](#_Toc139914784)

[Figure 44:SLLV result 36](#_Toc139914785)

[Figure 45:SLRV result 36](#_Toc139914786)

[Figure 46:SLL waveform result 37](#_Toc139914787)

[Figure 47:SLR waveform result 37](#_Toc139914788)

[Figure 48:SLLV waveform result 37](#_Toc139914789)

[Figure 49:SLRV waveform result 37](#_Toc139914790)

# **Table of Tables**

[Table 1:Truth Table of Data Path Part1 10](#_Toc139914791)

[Table 2:Truth Table of Data Path Part2 10](#_Toc139914792)

[Table 3:Boolean Functions 11](#_Toc139914793)

# **Design Description:**

The design is a multi-cycle processor with a five-stage pipeline: fetch, decode, execute, memory access, and write back. The processor follows the provided architecture and incorporates the following components:

## **Data Path:**

### **Program Counter (PC):**

PC is a special-purpose register that holds the address of the next instruction to be fetched in the instruction memory. The PC gets updated at the end of each instruction execution to point to the next instruction. It plays a crucial role in controlling the program flow and ensuring the sequential execution of instructions.

### **Instruction Memory:**

Instruction Memory is a component that stores the program instructions in the processor. It is accessed by the PC to fetch the next instruction for execution, the Instruction Memory holds the machine code instructions, each represented by a fixed number of bits (e.g., 32 bits).

### **Register File:**

Register File is a component in the processor that stores a set of general-purpose registers. It provides fast access to the registers, allowing data to be read from and written to them during instruction execution, the Register File is typically organized as an array of registers, each capable of holding a fixed-size data value (e.g., 32 bits).

### **Stack Pointer (SP):**

The Stack Pointer (SP) is a special-purpose register that points to the top of the stack in memory, It is used to manage the stack operations, such as pushing and popping data.

### **Control Stack:**

Control Stack: is a specialized memory structure used for storing return addresses during function calls and handling program flow. The Control Stack File is a storage component that holds the values of the return addresses. It allows for efficient retrieval and modification of return addresses during subroutine calls and return operations.

### **ALU (Arithmetic Logic Unit):**

ALU is a fundamental component in a processor responsible for performing arithmetic and logical operations. It operates on binary data, executing operations such as addition, subtraction, AND, OR, and more. The ALU takes input operands, performs the specified operation, and produces a result along with status flags such as zero and carry.

### **Data Memory**

Data Memory is a component in the processor that stores data values during program execution. It is used to read from and write data during memory access instructions, such as load and store operations. The Data Memory is typically organized as a separate memory module, distinct from the instruction memory, and provides storage for variables, arrays, and other data used by the program.

### **Some Multiplexers:**

Some Multiplexers are a component we used to control the information that must be enter to the inputs for each of the components in the stages.




Figure 1: Data Path Of Multi-cycle RISC processor

## **Control Units:**

### **The Main Control Unit:**

The Main Control Unit is responsible for generating control signals that coordinate the operation of various components in the processor. It manages the execution of instructions by providing control signals to multiplexers, ALU, register file, and other components. The Main Control Unit interprets the opcode of the current instruction and generates the appropriate control signals to ensure proper instruction execution, and the table below discover all his work.

### **The PC Control Unit:**

The PC Control Unit is a subunit of the Control Unit that specifically handles the Program Counter (PC) operations. It generates control signals to increment the PC, update it with branch or jump targets, and handle exceptions or interrupts. The PC Control Unit ensures that the PC is properly updated to fetch the next instruction and maintain the correct program flow.

### **The ALU Control Unit:**

The ALU Control Unit is responsible for generating control signals that determine the operation to be performed by the Arithmetic Logic Unit (ALU). Based on the instruction function code, the ALU Control Unit determines the specific arithmetic or logical operation to be executed by the ALU. It generates control signals to select the appropriate ALU function and handles any necessary data manipulation or flag updates based on the operation performed.

### **How data path works:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Instruction No** | **instruction type** | **# of stages** | **instruction type** | **pc srs** | **RedWR** | **memWR** | **memRd** | **WBData** |
| 1 | AND | 4 | R-type | 0 | 1 | 0 | 0 | 0 |
| 2 | ADD | 4 | R-type | 0 | 1 | 0 | 0 | 0 |
| 3 | SUB | 4 | R-type | 0 | 1 | 0 | 0 | 0 |
| 4 | CMP | 3 | R-type | 0 | 1 | 0 | 0 | x |
| 5 | ANDI | 4 | I-type | 0 | 1 | 0 | 0 | 0 |
| 6 | ADDI | 4 | I-type | 0 | 1 | 0 | 0 | 0 |
| 7 | LW | 5 | I-type | 0 | 1 | 0 | 1 | 1 |
| 8 | SW | 4 | I-type | 0 | 0 | 1 | 0 | x |
| 9 | BEQ(not taken) | 3 | I-type | 0 | 0 | 0 | 0 | x |
| 9 | BEQ(taken) | 3 | I-type | 1 | 0 | 0 | 0 | x |
| 10 | J | 2 | J-type | 2 | 0 | 0 | 0 | x |
| 11 | JAL | 2 | J-type | 3 | 0 | 0 | 0 | x |
| 12 | SLL | 4 | S-type | 0 | 1 | 0 | 0 | 0 |
| 13 | SLR | 4 | S-type | 0 | 1 | 0 | 0 | 0 |
| 14 | SLLV | 4 | S-type | 0 | 1 | 0 | 0 | 0 |
| 15 | SLRV | 4 | S-type | 0 | 1 | 0 | 0 | 0 |

Table 1:Truth Table of Data Path Part1

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Instruction No** | **instruction type** | **RegSc** | **ALU src** | **Inst Type** | **func** | **Ext1Signl** | **Ext2Signl** | **Ext3Signl** |
| 1 | AND | 1 | 0 | 2'b00 | 5'b00000 | 0 | 0 | 0 |
| 2 | ADD | 1 | 0 | 2'b00 | 5'b00001 | 0 | 0 | 0 |
| 3 | SUB | 1 | 0 | 2'b00 | 5'b00010 | 0 | 0 | 0 |
| 4 | CMP | 1 | 0 | 2'b00 | 5'b00011 | 0 | 0 | 0 |
| 5 | ANDI | x | 1 | 2'b10 | 5'b00000 | 1 | 0 | 0 |
| 6 | ADDI | x | 1 | 2'b10 | 5'b00001 | 1 | 0 | 0 |
| 7 | LW | x | 1 | 2'b10 | 5'b00010 | 1 | 0 | 0 |
| 8 | SW | x | 1 | 2'b10 | 5'b00011 | 1 | 0 | 0 |
| 9 | BEQ(not taken) | 0 | 1 | 2'b10 | 5'b00100 | 1 | 0 | 0 |
| 9 | BEQ(taken) | 0 | 1 | 2'b10 | 5'b00100 | 1 | 0 | 0 |
| 10 | J | x | x | 2'b01 | 5'b00000 | 0 | 1 | 0 |
| 11 | JAL | x | x | 2'b01 | 5'b00001 | 0 | 1 | 0 |
| 12 | SLL | x | 2 | 2'b11 | 5'b00000 | 0 | 0 | 1 |
| 13 | SLR | x | 2 | 2'b11 | 5'b00001 | 0 | 0 | 1 |
| 14 | SLLV | 1 | 0 | 2'b11 | 5'b00010 | 0 | 0 | 0 |
| 15 | SLRV | 1 | 0 | 2'b11 | 5'b00011 | 0 | 0 | 0 |

Table 2:Truth Table of Data Path Part2

### **Boolean Expretion:**

|  |  |  |
| --- | --- | --- |
| **Instruction No** | **instruction type** | **Boolean Expretion with sum of minterms** |
| 1 | AND | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |
| 2 | ADD | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |
| 3 | SUB | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |
| 4 | CMP | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` +(RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |
| 5 | ANDI | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (ALU src1)` + (ALU src2) + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 6 | ADDI | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (ALU src1)` + (ALU src2) + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 7 | LW | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd) + (WBData) + (ALU src1)` + (ALU src2) + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 8 | SW | **(pc srs1)` + (pc srs2)` + (RedWR)` + (memWR) + (memRd)` + (ALU src1) + (ALU src2)` + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 9 | BEQ(not taken) | **(pc srs1)` + (pc srs2)` + (RedWR)` + (memWR)` + (memRd)` + (RegSc)` + (ALU src1) + (ALU src2)` + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 9 | BEQ(taken) | **(pc srs1) + (pc srs2)` + (RedWR)` + (memWR)` + (memRd)` + (RegSc)` + (ALU src1) + (ALU src2)` + (Ext1Signl) + (Ext2Signl)` + (Ext3Signl)`** |
| 10 | J | **(pc srs1) + (pc srs2)` + (RedWR)` + (memWR)` + (memRd)` + (Ext1Signl)` + (Ext2Signl) + (Ext3Signl)`** |
| 11 | JAL | **(pc srs1) + (pc srs2) + (RedWR)` + (memWR)` + (memRd)` + (Ext1Signl)` + (Ext2Signl) + (Ext3Signl)`** |
| 12 | SLL | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (ALU src1) + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)** |
| 13 | SLR | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (ALU src1) + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)** |
| 14 | SLLV | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |
| 15 | SLRV | **(pc srs1)` + (pc srs2)` + (RedWR) + (memWR)` + (memRd)` + (WBData)` + (RegSc) + (ALU src1)` + (ALU src2)` + (Ext1Signl)` + (Ext2Signl)` + (Ext3Signl)`** |

Table 3:Boolean Functions

## **Implementation Details and Design Choices:**

1. **Instruction Size:** Each instruction is 32 bits in size, accommodating the opcode, register addresses, immediate values, and other necessary fields.
2. **Register File:** The processor includes a 32 x 32 register file for efficient data storage and retrieval. Each register can hold a 32-bit value.
3. **Program Counter (PC):** The PC keeps track of the address of the current instruction being executed. It gets updated at the end of each instruction to fetch the next instruction.
4. **Control Stack:** A separate on-chip memory is used for the control stack, which stores return addresses. The stack pointer (SP) holds the address of the empty element at the top of the stack.
5. **ALU and Zero, Carry, Negative Signals**: The ALU in the processor is designed to perform arithmetic and logical operations. In addition to the "zero" signal, which indicates if the result of the last operation is zero, the ALU also generates the "carry" and "negative" signals. The "carry" signal indicates if a carry or borrow occurred during addition or subtraction operations, while the "negative" signal indicates if the result is negative. These signals are important for subsequent instructions or conditional branching that rely on the ALU operation results. Including these signals provides a more comprehensive and versatile ALU functionality.
6. **Separate Data and Instruction Memories:** The processor has separate memories for data and instructions. This separation allows independent access to data and instructions, improving overall performance.
7. **Five-Stage:** The processor follows a five-stage to enable concurrent instruction execution and maximize throughput.
8. **Multi-Cycle Processor:** The processor is designed as a multi-cycle processor, where each instruction takes multiple cycles to complete. This design allows for simpler control logic and more flexibility in optimizing the performance.

## **Notable Features:**

1. **Stack Support:** The processor incorporates a control stack for managing function calls and returns, allowing for structured program execution.
2. **Instruction Types:** The processor supports four instruction types (R-Type, I-Type, J-Type, and S-Type) to provide a wide range of operations, enabling flexible programming.
3. **ALU Zero Signal:** Enables efficient branching and conditional execution based on ALU results.
4. **Negative Signal:** Indicates if the result of an operation is negative, supporting signed arithmetic.
5. **Carry Signal:** Handles carry and borrow operations during addition and subtraction, ensuring accurate arithmetic calculations.

## **Multi-cycle CPU Finite State Machine (FSM) - State Transition Diagram:**




Figure 2:Finite State Machine(FSM)

# **Correctness of the individual components**

We implemented these instructions to illustrate the work of the component.

instmem[0]=32'b00010100000100000000000000000100;//lw $R8, 0($R16)

instmem[1]=32'b00010100010100100000000000000100;//lw $R9, 0($R17);

instmem[2]=32'b00010100100101000000000000000100;//lw $R10, 0($R18);

instmem[3]=32'b00001000000000000000000000011010;//JALLABEL: JAL FUNCJAL ;

instmem[4]=32'b00100010010101000000000000100100;//BEQ $R9 , $R10 , EXIT ;

instmem[5]=32'b00000111111111111111111111110010;//J JALLABEL;

instmem[6]=32'b00001000010000101000000000000000;//FUNCJAL:add $R1, $R1, $R8;

instmem[7]=32'b00001010010100111111111111111101;//ADDI $R9, $R9, -1;

instmem[8]=32'b00011100000000100000000000011100;//SW $R1, 3($R16)

## **Program Counter (PC):**

As shown in the following Figure 3, there is a block for the Program Counter (PC) register, which has one 32 bit input and one 32 bit output, so that the address is stored for the next instruction to execute, and it is running at the positive edge of the clk.



Figure 3:Program Counter (PC) Block




Figure 4:Program Counter (PC) Code

Program Counter (PC) output if we enter the instruction address in the figure below:




Figure 5:Program Counter (PC) Output

## **Instruction Memory:**

As shown in the following Figure, there is a block for Instruction Memory, which has one 32 bit input and one 32-bit output, so that the instruction address enters it and the instruction exits from it.




Figure 6:Instruction Memory Block




Figure 7:Instruction Memory Code

The output of the Instruction Memory if we enter address of load instruction in the figure below:




Figure 8:Instruction Memory Output

## **Registers File:**

As shown in the following figure, there is a block for the Registers File, which contains three 5-bit entries, an entry to control writing to it, a 32-bit entry to store it in, and two 32-bit outputs, so that it has 32 32-bit registers in which the data is stored, and it is running at the positive edge of the clk.




Figure 9:Registers File Block




Figure 10:Registers File Code

As shown, the result in the following form is the implementation of a set of instructions so that the Registers File is read and written:




Figure 11:Registers File Output for read



Figure 12:Registers File Storing for write

## **ALU:**

As shown in the figure, there is the ALU Block, whose function is to carry out arithmetic operations and other tasks, so that two inputs of 32 bits size are entered into it, and also the input for selecting the operation to be executed is called ALU op, and these operations result in what results in the effect on the flags, and the other on the ALU out result.




Figure 13:ALU Block

As shown in the set of instructions that were implemented previously, the content of R1 and R8 was collected and placed in R1 so that the addition process was 0 + 11 equal to 11 and stored in R1.




Figure 14:ALU output




Figure 15::ALU Code

## **Data Memory:**

As shown in the figure, there is the Data Memory Block, whose function is to store the data, so that two inputs of 32 bits size enter it, one is an address inside the memory and the other is data for storage, and also two inputs for choosing the operation to be executed in writing or execution called Mem rw, Mem rd so that Data is stored or read from memory, and it is running at the positive edge of the clk.




Figure 16:Data Memory Block




Figure 17:Data Memory Code

As shown in the following figure, there is a value that came out of memory when executing the load instruction.




Figure 18:Data Memory Output

## **Extenders:**

As shown in the following figure, there are Extenders Blocks, which extend the bits until they are in the 32-bit format in order to work on them correctly.




Figure 19:Extenders Blocks




Figure 20:Extenders Blocks Code

The Ext1 is special in the branch instruction, the Ext2 is special for the jump instructions, and the Ext3 is special for the value to be shifting.

## **Control Stack:**

As shown in the figure, the Control Stack is shown, whose function is to store the private address of the function that is called using the JAL.




Figure 21:Control Stack Block

The following figure shows the code for building the stack.




Figure 22:Stack Code

As shown, the result in the following figure is when we process the JAL it calls a function and stores PC +1 at the top of the stack.




Figure 23:push to the stack

As shown, the result in the following figures is that when we reached the last instruction in the function, the value of the PC that was stored when the function was called was restored.




Figure :pop for the stack

# **Simulation and Testing**

We have implemented a set of instructions that we wrote ourselves, which are the following:

LW $R8, 0($R16)

LW $R9, 0($R17)

LW $R10, 0($R18)

JALLABEL: JAL FUNCJAL

BEQ $R9, $R10, EXIT

J JALLABEL

FUNCJAL: ADD $R1, $R1, $R8

ADDI $R9, $R9, -1

EXIT: SW $R1, 3($R16)

And we needed some values that were stored in the data memory and instruction memory:

Mem[reg($R16)] =11

Mem[reg($R17)] =5

Mem[reg($R18)] =0

$R16=0

$R17=1

$R18=2

$R1=0

The goal of the program is to find the product of multiplying two numbers. As in the example here, we multiplied 5 by 11 and the result is 55 by using a function. We call it 5 times to add the 11 with 0 5 times and the result comes out with us.

## **Test Bench:**

We have created the following Test Bench, which only controls clk, where the entire Test Bench will be discussed in print and wave forms.




Figure 25:Test Bench

At first, we implemented the following:

LW $R8, 0($R16)

As the figure below shows the stages that the instruction LW went through:




Figure 26:LW instruction

The stages were implemented as follows, the instruction was taken from the instruction file, and then the decoding process took place, where the register was prepared to be read from and stored on, where the address was taken from R16 and an account was made with offset 0 through the ALU, then the data was extracted from the data memory and stored on the register file through the write back stage and the rest of the LW is processed in the program like this instruction.




Figure 27: wave form of load instruction

When we execute the JAL function and call the function, the result is as shown in the following figure:

JAL FUNCJAL

FUNCJAL:

ADD $R1, $R1, $R8

ADDI $R9, $R9, -1




Figure 28:JAL instruction and the begin of the program

As shown in Figure 28, the address of the instruction that follows the JAL is saved in the stack, then it is jumped to execute the function and upon completion at the end of the function the address of the instruction that was previously saved in the stack is restored and executed since the counter was not equal to zero and the branch was not executed, so it executed The next instruction where he jumped to JAL and repeated the steps until he carried out the desired operation.

Also, in the following figure, the waveform shows how the instructions went in the data path, and also shows the output for the ALU and also for the memory.




Figure 29:wave form for begin program




Figure 30:End of program

As shown in the figure 30, when the program is completed, the BEQ checks the end of the counter and then jumps to the end of the program to store the value and exit, and so the program finishes executing as the program needs 92 cycles, and as shown in the wave form, the end of the programs, as in the figure31.




Figure 31:wave form for end of the program

As shown in Figure 32 This value has been stored



Figure 32:Data that we store




Figure 33:SW result

We have implemented a set of other instructions that was different than the above code instructions, which are the following:

LW $R8, 0($R16)

LW $R9, 0($R17)

AND $R10, $R8, $R9

SUB $R10, $R8, $R9

CMP $R8, $R9

ANDI $R0, $R8, 5

SLL $R1, $R8,2

SLR $R1, $R8,2

SLLV $R1, $R8,$R17

SLRV $R1, $R8,$R17

And we needed some values that were stored in the data memory and instruction memory:

Mem[reg($R16)]=5

Mem[reg($R17)]=11

$R16=0

$R17=1

The goal of the program is to make a test for all instruction types and format, and in this code we have all instruction format and types that doesn't exist in the previous code.

At first, we implemented the following:

LW $R8, 0($R16)

LW $R9, 0($R17)

And the result and simulation was been as the previous code above.

Then we implemented this instruction, the result is as shown in the following figure:

AND $R10, $R8, $R9




Figure 34:AND result

As shown in the figure above, in the first the instruction fetch values from register file and put them in the registers, the execute them in ALU, and write back the result on Rd.




Figure 35:AND waveform result

Then we implemented this instruction, the result is as shown in the following figure:

SUB $R10, $R8, $R9




Figure 36:SUB result

As shown in the figure above, in the first the instruction fetch values from register file and put them in the registers, the execute them in ALU (SUB), the output value from subtract 11 – 5 = 6, and write back the (result = 6) on Rd.




Figure 37:SUB waveform result

Then we implemented this instruction, the result is as shown in the following figure:

CMP $R8, $R9




Figure 38:CMP result

As shown in the figure above, in the first the instruction fetch values from register file and put them in the registers, the execute them in ALU (CMP), this instruction just have 3 stages, in this instruction the value of flags will be change.

(Z-flag = 0) because (11 – 6) != 0

(N-flag=0) because (11 – 6) !< 0

(C=flag = 1) because (11-6) make carry flag = 1




Figure 39:CMP waveform result

Then we implemented this instruction, the result is as shown in the following figure:

ANDI $R0, $R8, 5




Figure 40:ANDI result

As shown in the figure above, in the first the instruction fetch values from register file and put them in the registers and extend the immediate value and put in in the ALU to execute, then execute them in ALU (ANDI), the output value from subtract 11 & 5 = 1, and write back the (result = 1) on Rd.




Figure 41:ANDI waveform result

Then we implemented the shift instructions, the result is as shown in the following figure:

SLL $R1, $R8,2

SLR $R1, $R8,2

SLLV $R1, $R8, $R17

SLRV $R1, $R8, $R17




Figure 42:SLL result




Figure 43:SLR result




Figure 44:SLLV result




Figure 45:SLRV result

SLL $R1, $R9,2: the value in R9 = 11 shifted left by the immediate = 2, and then R1 = 11 << 2 = 44

SLR $R1, $R9,2: the value in R9 = 11 shifted right by the immediate = 2, and then R1 = 11 >> 2 = 2

SLLV $R1, $R9, $R17: the value in R9 = 11 shifted left by the (R17 = 1), and then R1 = 11 << 1 = 22

SLRV $R1, $R9, $R17: the value in R9 = 11 shifted right by the (R17 = 1), and then R1 = 11 >> 1 = 5




Figure 46:SLL waveform result




Figure 47:SLR waveform result




Figure 48:SLLV waveform result




Figure 49:SLRV waveform result